def _LDRSW_literal(cpu, reg_op, imm_op):
    """
        LDRSW (literal).

        :param reg_op: destination register.
        :param imm_op: immediate.
        """
    cpu._ldr_literal(reg_op, imm_op, size=32, sextend=True)
