A scheme to functionally test the networking infrastructure of a system within a network on chip is presented. A fault model and a test pattern generation and application algorithm that relies on a network simulator are presented. Experimental results demonstrate the impact of the presented algorithm.
['Khadija Stewart', 'Spyros Tragoudas']
Interconnect testing for networks on chips