Hundreds of memory instances and their frequency of operation have ruled out the possibility of sharing test structures amongst the embedded memories. This paper discusses the techniques and flow for sharing an embedded memory BIST for the at- speed testing of multiple memories on a typical SoC.
['Swapnil Bahl', 'Vishal Srivastava']
Self-Programmable Shared BIST for Testing Multiple Memories