Verification and Validation Activities for Embedded Systems - A Feasibility Study on a Reading Technique for SysML Models
['Erik Aceiro Antonio', 'Rafael Rovina', 'Sandra Fabbri']
Verification and Validation Activities for Embedded Systems - A Feasibility Study on a Reading Technique for SysML Models