This brief proposes a new all-digital calibration technique suppressing the timing mismatch effect in time-interleaved analog-to-digital converters (TIADCs) for input at any Nyquist band (NB) using the equivalent polyphase structure of the TIADC. The correction technique is simple and does not require the adaptive digital synthesis filters. The timing mismatch is estimated based on an adaptive stochastic gradient descent technique, which is a promising solution for TIADCs operating at a very fast sampling rate. The digital circuit of the proposed calibration algorithm is designed and synthesized using a 28-nm fully depleted Silicon on insulator (FD-SOI) CMOS technology for the 11-b 60-dB SNR TIADC clocked at 2.7 GHz with the input in the first four NBs. The designed circuit occupies the area of 0.05 mm 2  and dissipates the total power of 41 mW.
['Han Le Duc', 'Duc Minh Nguyen', 'Chadi Jabbour', 'Tarik Graba', 'Patricia Desgreys', 'Olivier Jamin', 'Van Tam Nguyen']
All-Digital Calibration of Timing Skews for TIADCs Using the Polyphase Decomposition