Size Optimization Technique for Logic Circuits that Considers BTI and Process Variations
['Michitarou Yabuuchi', 'Kazutoshi Kobayashi']
Size Optimization Technique for Logic Circuits that Considers BTI and Process Variations