The purpose of this paper is to model timing of digital circuits by determining dependencies between the logical depth of standard cells in digital circuit and variation margins applied during timing analysis. The simulation results for the cells used in clock tree are presented.
['Gor Petrosyan', 'Sargis Abovyan', 'Tigran Harutyunyan']
Modeling on-chip variations in digital circuits using statistical timing analysis