In this paper, an accumulation technique suitable for digital domain CMOS time delay integration (TDI) image sensors is proposed to reduce power consumption without degrading the rate of imaging. In terms of the slight variations of quantization codes among different pixel exposures towards the same object, the pixel array is divided into two groups: one is for coarse quantization of high bits only, and the other one is for fine quantization of low bits. Then, the complete quantization codes are composed of both results from the coarse-and-fine quantization. The equivalent operation comparably reduces the total required bit numbers of the quantization. In the 0.18 µm CMOS process, two versions of 16-stage digital domain CMOS TDI image sensor chains based on a 10-bit successive approximate register (SAR) analog-to-digital converter (ADC), with and without the proposed technique, are designed. The simulation results show that the average power consumption of slices of the two versions are     6 . 47 ×  10  - 8       J/line and     7 . 4 ×  10  - 8       J/line, respectively. Meanwhile, the linearity of the two versions are 99.74% and 99.99%, respectively.
['Changwei Yu', 'Kaiming Nie', 'Jiangtao Xu', 'Jing Gao']
A Low Power Digital Accumulation Technique for Digital-Domain CMOS TDI Image Sensor