Power Optimization in Logic Synthesis for Mixed Polarity Reed-Muller Logic Circuits
['Xiang Wang', 'Ying Lu', 'Yi Zhang', 'Zexi Zhao', 'Tongsheng Xia', 'Limin Xiao']
Power Optimization in Logic Synthesis for Mixed Polarity Reed-Muller Logic Circuits