This paper presents an approach for the modeling and formal validation of high-performance systems. The approach relies on the repetitive model of computation used to express the parallelism of such systems within the Gaspard framework, which is dedicated to the codesign of high-performance system-on-chip. The system descriptions obtained with this model are then projected on the synchronous model of computation. The result of this projection consists of an equational model that allows one to formally analyze clock synchronizability issues so as to guarantee the reliable deployment of systems on platforms.
['Abdoulaye Gamatié', 'Eric Rutten', 'Huafeng Yu', 'Pierre Boulet', 'Jean-Luc Dekeyser']
Modeling and Formal Validation of High-Performance Embedded Systems