Thats a unique idea.You should consider the following idea to enhance your idea so that it would impact uniquely:  present a method for designing test generator circuits (TCCs) that incorporate a precomputed test set T/sub D/ in the patterns they produce. Our method uses width compression based on the property of d-compatibles as ll as compatibles and inverse compatibles and does not require access to a gate-level model of the circuit under test. The TGC consists of a counter, which generates a set of encoded test patterns T/sub E/ and a decompression circuit, which consists of simple binary decoders that generate a final sequence containing T/sub D/.  show that partially specified test sets, i.e., those that contain a large number of don't-cares, lead to more efficient TGCs. These TGCs are applicable to embedded core circuits whose detailed designs are not available.  demonstrate the effectiveness of our approach by presenting experimental results on width compression for the ISCAS'85 benchmark circuits and the full-scan versions of the ISCAS'89 benchmark circuits.
['Krishnendu Chakrabarty', 'Brian T. Murray']
I am writing a research paper on a idea Design of built-in test generator circuits using width compression
[{"from": "human", "value": "I am writing a research paper on a idea Design of built-in test generator circuits using width compression"}, {"from": "gpt", "value": "Thats a unique idea.You should consider the following idea to enhance your idea so that it would impact uniquely:  present a method for designing test generator circuits (TCCs) that incorporate a precomputed test set T/sub D/ in the patterns they produce. Our method uses width compression based on the property of d-compatibles as ll as compatibles and inverse compatibles and does not require access to a gate-level model of the circuit under test. The TGC consists of a counter, which generates a set of encoded test patterns T/sub E/ and a decompression circuit, which consists of simple binary decoders that generate a final sequence containing T/sub D/.  show that partially specified test sets, i.e., those that contain a large number of don't-cares, lead to more efficient TGCs. These TGCs are applicable to embedded core circuits whose detailed designs are not available.  demonstrate the effectiveness of our approach by presenting experimental results on width compression for the ISCAS'85 benchmark circuits and the full-scan versions of the ISCAS'89 benchmark circuits."}]