Thats a unique idea.You should consider the following idea to enhance your idea so that it would impact uniquely: The inverse integer transform is one of the compute-intensive processing units in an H.264/AVC video decoder. ,  propose a configurable, low-por design for the inverse integer transform in an H.264/AVC decoder for video processing applications running on battery-pored electronic devices such as mobile phone. The proposed design is based on a data-driven computation algorithm for the inverse integer transform. It efficiently exploits the zero-valued coefficients in the input blocks to reduce dynamic por consumption. The area-requirement for the hardware implementation of the proposed design is reduced by designing configurable processing units to share the same hardware resources on the device. The proposed design is described in VHDL and is synthesized under 0.18μm CMOS standard cell technology. The experimental results show that the proposed design consumes significantly less dynamic por (up to 80% reduction) when compared with existing conventional design for the inverse integer transform, with a small area-overhead (approximately 2K gates).
['Muhammad Nadeem', 'Stephan Wong', 'Georgi Kuzmanov']
I am writing a research paper on a idea Configurable, low-power design for inverse integer transform in H.264/AVC
[{"from": "human", "value": "I am writing a research paper on a idea Configurable, low-power design for inverse integer transform in H.264/AVC"}, {"from": "gpt", "value": "Thats a unique idea.You should consider the following idea to enhance your idea so that it would impact uniquely: The inverse integer transform is one of the compute-intensive processing units in an H.264/AVC video decoder. ,  propose a configurable, low-por design for the inverse integer transform in an H.264/AVC decoder for video processing applications running on battery-pored electronic devices such as mobile phone. The proposed design is based on a data-driven computation algorithm for the inverse integer transform. It efficiently exploits the zero-valued coefficients in the input blocks to reduce dynamic por consumption. The area-requirement for the hardware implementation of the proposed design is reduced by designing configurable processing units to share the same hardware resources on the device. The proposed design is described in VHDL and is synthesized under 0.18\u03bcm CMOS standard cell technology. The experimental results show that the proposed design consumes significantly less dynamic por (up to 80% reduction) when compared with existing conventional design for the inverse integer transform, with a small area-overhead (approximately 2K gates)."}]