Thats a unique idea.You should consider the following idea to enhance your idea so that it would impact uniquely: Convolutional Deep Neural Networks (DNNs) are reported to show outstanding recognition performance in many image-related machine learning tasks. DNNs have a very high computational requirement, making accelerators a very attractive option. These DNNs have many convolutional layers with different parameters in terms of input/output/kernel sizes as ll as input stride. Design constraints usually require a single design for all layers of a given DNN. Thus a key challenge is how to design a common architecture that can perform ll for all convolutional layers of a DNN, which can be quite diverse and complex.   present a flexible yet highly efficient 3D neuron array architecture that is a natural fit for convolutional layers.  also present our technique to optimize its parameters including onchip buffer sizes for a given set of resource constraint for modern FPGAs. Our experimental results targeting a Virtex-7 FPGA demonstrate that our proposed technique can generate DNN accelerators that can outperform the state-of-the-art solutions, by 22% for 32-bit floating-point MAC implementations, and are far more scalable in terms of compute resources and DNN size.
['Atul Rahman', 'Jongeun Lee', 'Kiyoung Choi']
I am writing a research paper on a idea Efficient FPGA acceleration of Convolutional Neural Networks using logical-3D compute array
[{"from": "human", "value": "I am writing a research paper on a idea Efficient FPGA acceleration of Convolutional Neural Networks using logical-3D compute array"}, {"from": "gpt", "value": "Thats a unique idea.You should consider the following idea to enhance your idea so that it would impact uniquely: Convolutional Deep Neural Networks (DNNs) are reported to show outstanding recognition performance in many image-related machine learning tasks. DNNs have a very high computational requirement, making accelerators a very attractive option. These DNNs have many convolutional layers with different parameters in terms of input/output/kernel sizes as ll as input stride. Design constraints usually require a single design for all layers of a given DNN. Thus a key challenge is how to design a common architecture that can perform ll for all convolutional layers of a DNN, which can be quite diverse and complex.   present a flexible yet highly efficient 3D neuron array architecture that is a natural fit for convolutional layers.  also present our technique to optimize its parameters including onchip buffer sizes for a given set of resource constraint for modern FPGAs. Our experimental results targeting a Virtex-7 FPGA demonstrate that our proposed technique can generate DNN accelerators that can outperform the state-of-the-art solutions, by 22% for 32-bit floating-point MAC implementations, and are far more scalable in terms of compute resources and DNN size."}]