Thats a unique idea.You should consider the following idea to enhance your idea so that it would impact uniquely: Design complexity is increasing with every technology generation, causing verification tools to require large amounts of resources. ,  develop a technique to reduce the complexity of verifying digital designs described in a Hardware Description Language (HDL). For a given property to be verified,  derive an HDL executable design slice that is behaviorally equivalent to the original design. The slice is less complex than the original design and requires fer resources for analysis by a verification tool. The slicer is implemented as a pre-processor to SMV, a SAT-based verification tool, and Formal, an ATPG-based verification tool. Experimental results on the USB2.0 IP core show that RTL slicing reduces both CPU and memory overhead for both SMV and Formal. This reduction allows the verification tools to effectively deal with complex designs.
['Jen-Chieh Ou', 'Daniel G. Saab', 'Qiang Qiang', 'Jacob A. Abraham']
I am writing a research paper on a idea Reducing verification overhead with RTL slicing
[{"from": "human", "value": "I am writing a research paper on a idea Reducing verification overhead with RTL slicing"}, {"from": "gpt", "value": "Thats a unique idea.You should consider the following idea to enhance your idea so that it would impact uniquely: Design complexity is increasing with every technology generation, causing verification tools to require large amounts of resources. ,  develop a technique to reduce the complexity of verifying digital designs described in a Hardware Description Language (HDL). For a given property to be verified,  derive an HDL executable design slice that is behaviorally equivalent to the original design. The slice is less complex than the original design and requires fer resources for analysis by a verification tool. The slicer is implemented as a pre-processor to SMV, a SAT-based verification tool, and Formal, an ATPG-based verification tool. Experimental results on the USB2.0 IP core show that RTL slicing reduces both CPU and memory overhead for both SMV and Formal. This reduction allows the verification tools to effectively deal with complex designs."}]