COMP203/NWEN201 2009 Memory Technologies 5 Decoding Addresses in SRAMs This design is okay for small SRAM But for large SRAMs the decoder becomes the limiting factor Solution: two-level decoding (next slide)