This chart shows the minimum dielectric thickness between Mx lines, and the sensitivity to the spacer deposition thickness and con formality. The horizontal line is at 12nm, which would support 1.2V maximum voltage at a 1.0 MV/cm breakdown field.  This data shows failure when the spacer is ~3nm too thin and 10% less conformal than target, even if all other processes are perfect.