A processor that executes every instruction one after the other (i.e. a non-pipelined scalar architecture) may use processor resources inefficiently, leading to poor performance. The performance can be improved by using micro-architectural design techniques that use ILP including:
ʌ WORD_BOUNDARY p ɹ ɑ s ɛ s ə ɹ WORD_BOUNDARY ð æ t WORD_BOUNDARY ɛ k s ɪ k j uː t s WORD_BOUNDARY ɛ v ɹ i WORD_BOUNDARY ɪ n s t ɹ ʌ k ʃ ə n WORD_BOUNDARY w ʌ n WORD_BOUNDARY æ f t ə ɹ WORD_BOUNDARY ð ɪ WORD_BOUNDARY ʌ ð ə ɹ WORD_BOUNDARY aɪ WORD_BOUNDARY iː WORD_BOUNDARY ʌ WORD_BOUNDARY n ɑ n p aɪ p l aɪ n d WORD_BOUNDARY s k eɪ l ə ɹ ɹ WORD_BOUNDARY ɑ ɹ k ɪ t ɛ k t̠ʃ ə ɹ WORD_BOUNDARY m eɪ WORD_BOUNDARY j uː z WORD_BOUNDARY p ɹ ɑ s ɛ s ə ɹ WORD_BOUNDARY ɹ ɪ s ɔ ɹ s ɪ z WORD_BOUNDARY ɪ n ɪ f ɪ ʃ ə n t l i WORD_BOUNDARY l iː d ɪ ŋ WORD_BOUNDARY t ə WORD_BOUNDARY p ʊ ɹ WORD_BOUNDARY p ə ɹ f ɔ ɹ m ə n s WORD_BOUNDARY ð ə WORD_BOUNDARY p ə ɹ f ɔ ɹ m ə n s WORD_BOUNDARY k æ n WORD_BOUNDARY b iː WORD_BOUNDARY ɪ m p ɹ uː v d WORD_BOUNDARY b aɪ WORD_BOUNDARY j uː z ɪ ŋ WORD_BOUNDARY m aɪ k ɹ oʊ ɑ ɹ k ɪ t ɛ k t̠ʃ ə ɹ ɹ ə l WORD_BOUNDARY d ɪ z aɪ n WORD_BOUNDARY t ɛ k n iː k s WORD_BOUNDARY ð æ t WORD_BOUNDARY j uː s WORD_BOUNDARY aɪ ɛ l p iː WORD_BOUNDARY ɪ ŋ k l uː d ɪ ŋ WORD_BOUNDARY