Static and Dynamic Error of Current-Steering DACs
The mechanisms of appearance of errors worsening static and dynamic conversion linearity in high-speed current-steering DACs are presented. The methods for this mechanisms influence decreasing on structural, schematic, parametric and layout design steps are pointed. Conclusions are made.