Architecture of cryptographic coprocessor based on FPGA
The paper proposes a detailed description of cryptographic coprocessor architecture based on FPGA as the most suitable hardware platform for implementation, provides the list of minimum required system elements and their interconnection. Features of hardware implementation are reviewed in terms of providing high performance. Considerable attention is given to security of architecture, the possible attacks provided with corresponding countermeasures.