The memory is more than one word wide ( usually four words wide ) .
The memory connected by an equally wide bus to the low level cache ( which is also wide ) .
The memory is more than one word wide ( usually four words wide ) and connected by an equally wide bus to the low level cache ( which is also wide ) .