This role is an opportunity to challenge the status quo and address the complexity and difficulty of designing, verifying, and validating high density memory and storage chipssystems with huge scale of circuit capability, Ultra-High Speed, complicated functionality, advanced low power and power management technology