Thus a multicore MISC@1 is possible where each core is an independent processor containing multiple parallel pipelines , each pipeline being superscalar .

Thus it is possible to design a multicore MISC@1 is where each core is an independent processor containing multiple parallel superscalar pipelines .
