Instructions are issued from a sequential instruction stream CPU hardware dynamically checks for data dependencies between instructions at run time -LRB- versus software checking at compile time -RRB- Accepts multiple instructions per clock cycle History PERSON@1 's CDC NUMBER@1 from NUMBER@2 is often mentioned as the first superscalar design .

CPU hardware dynamically checks for data dependencies between instructions at run time .
