The more pipeline stages a processor has , the more instructions it can be working on at once and the less of a delay there is between completed instructions .

The more pipeline stages a processor has , the more instructions it can process `` at once '' and the less of a delay there is between completed instructions .
