By breaking the logic into smaller pieces and inserting flip flops between the pieces of logic , the delay before the logic gives valid outputs is reduced .

By breaking the logic into smaller pieces and inserting flip flops between pieces of logic , the time required by the logic -LRB- to decode values till generating valid outputs depending on these values -RRB- is reduced .
