A non-pipeline architecture is inefficient because some CPU components -LRB- modules -RRB- are idle while another module is active during the instruction cycle .

A non-pipeline architecture is not as efficient because some CPU modules are idle while another module is active during the instruction cycle .
