Here is the first part of some text: 
OpenTitan RTL Freeze
--------------------

We are excited to announce that the OpenTitan coalition has reached a key milestone on the path to manufacturing the world's first open source, production-ready silicon root of trust (RoT) – RTL Freeze! As an open source silicon initiative, OpenTitan's now-complete digital hardware design (RTL), design verification, top-level testing and continuous integration (CI) are available on GitHub.

This achievement marks taking a final snapshot of the hardware implementation to create the first discrete silicon chip based on OpenTitan. Silicon will be ready for lab testing and evaluation by the end of 2023. To get to this point, the OpenTitan project has created fully-verified hardware blocks from scratch to ensure that provenance is well documented and quality is tapeout ready. Design verification is implemented so that it can be leveraged by manufacturing partners - NAME_1 being the first. And, we have built state of the art CI infrastructure to support the health of both hardware and software implementations.

The two primary functions of a hardware RoT are attestation of 1) the silicon’s authenticity and capability, and 2) the software it executes. These are commodity features, not areas for differentiation. Bug-free correctness and trustworthiness are paramount. With OpenTitan, device makers can benefit from better baseline security and focus on valuable product differentiating features instead of re-implementing or licensing component IP blocks.

OpenTitan provides a high-quality RoT design and integration guidelines for use in consumer devices, data center servers, storage, peripherals, and more. In addition to this first instance of a discrete hardware root of trust, the OpenTitan development process has been structured to bring the best open-source practices that have existed in software to silicon development.

OpenTitan is an open source project managed by lowRISC CIC with many individual and organizational contributors. OpenTitan Partners include: G+D Mobile Security, ETH Zurich, NAME_1, NAME_2, Seagate, Winbond, Western Digital, and zeroRISC. The goal from the beginning has been to create high-quality, industrial strength, and re-usable silicon IP that is adaptable for commercial and academic environments.