rewrite and refine "We are developing a compiler-based design flow, with 3 different mux options. There are no limitation for the number of SRAM instances that can be generated if it is with in compiler range.
Current architecture is based on leakage and performance specification of 8kx72 as boundary condition. If Camelback or other 28nm projects have different PPA constraint, we can customize for your design."