InP-based MIS-type FETs
An analytical model for a depletion mode MIS-type FET having a charge-depleted semiconducting layer as a barrier layer has been developed. It has been applied to two InP-based structures in which a semi-insulating Fe-doped InP layer is used as the insulating gate of the FET and the calculated current-voltage characteristics for them are presented.