Single Event Induced Multiple Bit Errors and the Effects of Logic Masking
We apply a model and heavy-ion cross section data to predict the potential that one single event upset (SEU) will induce multiple bit errors (MBEs) by the next clock-cycle of a synchronous design.