{"size": 538, "ext": "scrbl", "max_stars_repo_path": "scribblings/fairylog.scrbl", "max_stars_repo_name": "pezipink/fairylog", "max_stars_repo_stars_event_min_datetime": "2019-01-23T21:42:16.000Z", "max_stars_repo_stars_event_max_datetime": "2022-02-06T00:24:20.000Z", "max_issues_repo_path": "scribblings/fairylog.scrbl", "max_issues_repo_name": "pezipink/fairylog", "max_issues_repo_issues_event_min_datetime": null, "max_issues_repo_issues_event_max_datetime": null, "max_forks_repo_path": "scribblings/fairylog.scrbl", "max_forks_repo_name": "pezipink/fairylog", "max_forks_repo_forks_event_min_datetime": null, "max_forks_repo_forks_event_max_datetime": null}
{"max_stars_count": 61, "max_issues_count": null, "max_forks_count": null, "avg_line_length": 26.9, "max_line_length": 172, "alphanum_fraction": 0.7769516729}
#lang scribble/manual

@(require (for-label racket))

@title{Fairylog}

@italic{Written by @hyperlink["http://www.pinksquirrellabs.com"]{Ross McKinlay}}

Fairylog, a Verilog dialect powered by the Racket meta fairies.

A source-to-source Verilog compiler, with a number of nice compile time features.  Full Racket integration, providing macros and compile time programming for FPGA projects.

@table-of-contents[]

@section[#:tag "overview"]{Fairylog Overview}

TODO

This project in its early experimental stage and is in constant flux.
