An Automatic Circuit Design Framework for Level Shifter Circuits

Although design automation is a key enabler of modern large-scale digital systems, automating the transistor-level circuit design process still remains a challenge. Some recent works suggest that deep learning algorithms could be adopted to find optimal transistor dimensions in relatively small circuitry such as analog amplifiers. However, those approaches are not capable of exploring different circuit structures to meet the given design constraints. In this work, we propose an automatic circuit design framework that can generate practical circuit structures from scratch as well as optimize the size of each transistor, considering performance and reliability. We employ the framework to design level shifter circuits, and the experimental results show that the framework produces novel level shifter circuit topologies and the automatically optimized designs achieve <inline-formula> <tex-math notation="LaTeX">$2.8\times $ </tex-math></inline-formula>–<inline-formula> <tex-math notation="LaTeX">$5.3\times $ </tex-math></inline-formula> lower power-delay product (PDP) than prior arts designed by human experts.