SDRAM timing design based on retina-like distributed CMOS sensor

In the research process of wireless transmission of retina-like distributed CMOS sensor, a design scheme of SDRAM controller based on FPGA is proposed to solve the problem of large amount of buffered data in real-time image acquisition system. A single-chip SDRAM is used as the data cache device, and the ping-pong read and write operation control scheme is implemented by switching Banks. Its purpose is to improve data transmission stability. And FIFO is used to solve the problem of clock domain crossing. The result of design is simulated by vivado. The waveform finally obtained shows that the design scheme can implement clock domain crossing and SDRAM operations of writing and reading. It can be used as an IP core in the SOC system.