Update file_organization.rst
Correction on the routing
@@ -9,5 +9,5 @@ All the generated Verilog Netlists are located in the <verilog_dir> as you speci
"name_top.v", "Contains the top module and calls all the other .v files"
"lb", "Logic Block. Contains all the CLBs. The logic_block.v includes all the CLB and is called by the top module afterward"
- "routing", "Contains all the routing in the circuit. You can find in it the Switch Boxes, the Connection Blocks and the routing needed to connect the different blocks together"
+ "routing", "Contains all the routing in the circuit. You can find in it the Switch Boxes, the Connection Blocks and the routing needed to connect the different blocks together. The routing.v file packs them all and is called by the top module"
"sub_modules", "Contains the modules generated by the flow to build the CLBs"
