[Upper] 8.36 [Lower] 6.39
Prevention of System Call interference Flush of CPU instruction pipeline Flush of CPU caches Disabling of Preemption TLB Flush Disabling of Frequency Scaling / Power Mgt Disabling of MTRR Disabling of L1 and L2 caches Disabling of Interrupts