[Upper] 5.30 [Lower] 1.61
Prevention of System Call interference Flush of CPU instruction pipeline Flush of CPU caches Disabling of Preemption TLB Flush Disabling of Frequency Scaling / Power Mgt Disabling of L1 and L2 caches Disabling of Interrupts