The Athlon's EV6 system bus was incapable of saturating the second channel, as this bus between the CPU and the north bridge was limited to the Athlon, AthlonXP, Duron, and early Sempron design to use a single 64 bit DDR channel.