Semiconductor processing in the fabrication of integrated circuitry typically includes the deposition of layers on semiconductor substrates. Exemplary processes include physical vapor deposition (PVD), and chemical vapor deposition (CVD) including atomic layer deposition (ALD). With typical ALD, successive mono-atomic layers are adsorbed to a substrate and/or reacted with the outer layer on the substrate, typically by successive feeding of different precursors to the substrate surface.
Chemical and physical vapor depositions can be conducted within chambers or reactors which retain a single substrate upon a wafer holder or susceptor. The chambers include internal walls which can undesirably have deposition product deposited thereupon in addition to the substrate. This is particularly problematic in ALD and other CVD processes, yet can also occur with PVD chambers. One existing method of protecting or preserving the internal chamber walls is to shield such from the deposition material with one or more removable liners. These liners might be received immediately adjacent or against the internal chamber walls. Alternately, the liners might be displaced therefrom, thereby defining an appreciably reduced volume chamber, or subchamber, within which the substrate is received for deposition. One advantage of using liners is that they can be periodically replaced with new or cleaned liners, thereby extending the life of the deposition chambers. Further and regardless, the spent liners can typically be removed and replaced much more quickly than the time it would take to clean the internal chamber walls at a given cleaning interval.
The invention was motivated in overcoming the above-described drawbacks, although it is in no way so limited. The invention is only limited by the accompanying claims as literally worded without interpretative or other limiting reference to the specification or drawings, and in accordance with the doctrine of equivalents.
USPTO Backgrounds
USPTO Backgrounds