The present invention relates generally to fabrication of field effect transistors having scaled-down dimensions, and more particularly, to fabrication of both fully depleted and partially depleted field effect transistors on a semiconductor substrate in SOI (semiconductor on insulator) technology.
Referring to FIG. 1, a common component of a monolithic IC is a MOSFET (Metal Oxide Semiconductor Field Effect Transistor) 100 which is fabricated within a semiconductor substrate 102. The scaled down MOSFET 100 having submicron or nanometer dimensions includes a drain extension junction 104 and a source extension junction 106 formed within an active device area 126 of the semiconductor substrate 102. The drain extension junction 104 and the source extension junction 106 are shallow junctions to minimize short-channel effects in the MOSFET 100 having submicron or nanometer dimensions, as known to one of ordinary skill in the art of integrated circuit fabrication.
The MOSFET 100 further includes a drain contact junction 108 with a drain silicide 110 for providing contact to the drain of the MOSFET 100 and includes a source contact junction 112 with a source silicide 114 for providing contact to the source of the MOSFET 100. The drain contact junction 108 and the source contact junction 112 are fabricated as deeper junctions such that a relatively large size of the drain silicide 110 and the source silicide 114 respectively may be fabricated therein to provide low resistance contact to the drain and the source respectively of the MOSFET 100.
The MOSFET 100 further includes a gate dielectric 116 and a gate electrode 118 which may be comprised of polysilicon. A gate silicide 120 is formed on the polysilicon gate electrode 118 for providing contact to the gate of the MOSFET 100. The MOSFET 100 is electrically isolated from other integrated circuit devices within the semiconductor substrate 102 by shallow trench isolation structures 121. The shallow trench isolation structures 121 define the active device area 126, within the semiconductor substrate 102, where a MOSFET is fabricated therein.
The MOSFET 100 also includes spacers 122 disposed on the sidewalls of the gate electrode 118 and the gate dielectric 116. When the spacers 122 are comprised of silicon nitride (Si3N4), then a spacer liner oxide 124 is deposited as a buffer layer between the spacers 122 and the sidewalls of the gate electrode 118 and the gate dielectric 116.
A long-recognized important objective in the constant advancement of monolithic IC (Integrated Circuit) technology is the scaling-down of IC dimensions. Such scaling-down of IC dimensions reduces area capacitance and is critical to obtaining higher speed performance of integrated circuits. Moreover, reducing the area of an IC die leads to higher yield in IC fabrication. Such advantages are a driving force to constantly scale down IC dimensions.
As the dimensions of the MOSFET 100 are scaled down further, the junction capacitances formed by the drain and source extension junctions 104 and 106 and by the drain and source contact junctions 108 and 112 may limit the speed performance of the MOSFET 100. Thus, referring to FIG. 2, a MOSFET 150 is formed with SOI (semiconductor on insulator) technology. In that case, a layer of buried insulating material 152 is formed on the semiconductor substrate 102, and a layer of semiconductor material 154 is formed on the layer of buried insulating material 152. Elements such as the gate dielectric 116, the gate electrode 118, the spacers 122, and the spacer liner oxide 124 having the same reference number in FIGS. 1 and 2 refer to elements having similar structure and function.
A drain extension junction 156 and a source extension junction 158 of the MOSFET 150 are formed in the layer of semiconductor material 154. The drain extension junction 156 and the source extension junction 158 are shallow junctions to minimize short-channel effects in the MOSFET 150 having submicron or nanometer dimensions, as known to one of ordinary skill in the art of integrated circuit fabrication. A channel region 160 of the MOSFET 150 is the portion of the layer of semiconductor material 154 between the drain and source extension junctions 156 and 158.
In addition, a drain contact region 162 is formed by the drain extension junction 156, and a source contact region 164 is formed by the source extension junction 158. A drain silicide 166 is formed with the drain contact region 162 to provide contact to the drain of the MOSFET 150, and a source silicide 168 is formed with the source contact region 164 to provide contact to the source of the MOSFET 150. Processes for formation of such structures of the MOSFET 150 are known to one of ordinary skill in the art of integrated circuit fabrication.
The drain contact region 162 and the source contact region 164 are formed to extend down to contact the layer of buried insulating material 152. Thus, because the drain contact region 162 and the source contact region 164 of the MOSFET 160 do not form a junction with the semiconductor substrate 102, junction capacitance is minimized for the MOSFET 150 to enhance the speed performance of the MOSFET 150 formed with SOI (semiconductor on insulator) technology.
Furthermore, during operation of the MOSFET 150, the channel region 160 may be fully depleted when the layer of semiconductor material 154 is relatively thin having a thickness in a range of from about 50 angstroms to about 300 angstroms. When the channel region 160 of the MOSFET 150 is fully depleted, undesired short channel effects of the MOSFET 150 are further minimized, as known to one of ordinary skill in the art of integrated circuit fabrication. However, such a thin layer of semiconductor material 154 is undesirable because a low volume of the drain silicide 166 and the source silicide 168 results in high parasitic series resistance at the drain and the source of the MOSFET 150. Such high parasitic series resistance at the drain and the source of the MOSFET 150 degrades the speed performance of the MOSFET 150.
Thicker drain and source silicides may be formed when the layer of semiconductor material 154 has a relatively higher thickness in a range of from about 500 angstroms to about 1000 angstroms. However, with such a higher thickness of the layer of semiconductor material 154, the channel region 160 of the MOSFET 150 is partially depleted with less control of the electrical characteristics of the MOSFET 150.
Given such trade-offs, MOSFETs formed with both thin and thick layers of semiconductor material may be desired. For example, a MOSFET formed in a thin layer of semiconductor material to have a fully depleted channel region 160 may be desired for digital applications. On the other hand, a MOSFET formed in a thick layer of semiconductor material to have the partially depleted channel region 160 may be desired for analog applications.
Thus, a mechanism is desired for forming MOSFETs on semiconductor structures with multiple thicknesses to integrate MOSFETs that are fully depleted and partially depleted in SOI (semiconductor on insulator) technology.
Accordingly, in a general aspect of the present invention, semiconductor structures having multiple thicknesses are formed by forming a plurality of different buried insulating structures such that field effect transistors are formed with such semiconductor structures in SOI (semiconductor on insulator) technology.
In one embodiment of the present invention, for fabricating field effect transistors with a semiconductor substrate in SOI (semiconductor on insulator) technology, a first hardmask is formed on a first area of the semiconductor substrate. A first dielectric forming dopant is implanted with a first dose and a first depth into a second area of the semiconductor substrate that is not covered by the first hardmask while the second area of the semiconductor substrate is exposed. The first hardmask blocks the first dielectric forming dopant from being implanted into the first area of the semiconductor substrate. The first hardmask is removed from the first area of the semiconductor substrate.
In addition, a second hardmask is formed on the second area of the semiconductor substrate. A second dielectric forming dopant is implanted with a second dose and a second depth into the first area of the semiconductor substrate that is not covered by the second hardmask while the first area of the semiconductor substrate is exposed. The second hardmask blocks the second dielectric forming dopant from being implanted into the second area of the semiconductor substrate.
A thermal anneal is performed to form a first buried insulating structure from the second dielectric forming dopant reacting within the first area of the semiconductor substrate and to form a second buried insulating structure from the first dielectric forming dopant reacting within the second area of the semiconductor substrate. A first semiconductor structure comprised of semiconductor material of the semiconductor substrate and having a first thickness remains on top of the first buried insulating structure. A second semiconductor structure comprised of the semiconductor material of the semiconductor substrate and having a second thickness remains on top of the second buried insulating structure. The first thickness of the first semiconductor structure is greater than the second thickness of the second semiconductor structure.
The first thickness of the first semiconductor structure may be controlled to be less than the second thickness of the second semiconductor structure when the first depth of the first dielectric forming dopant implanted in the second area of the semiconductor substrate is less than the second depth of the second dielectric forming dopant implanted in the first area of the semiconductor substrate. Alternatively, the first dose of the first dielectric forming dopant implanted in the second area of the semiconductor substrate is greater than the second dose of the second dielectric forming dopant implanted in the first area of the semiconductor substrate.
In this manner, a plurality of semiconductor structures having multiple thicknesses are formed on different buried insulating structures in SOI (semiconductor on insulator) technology. Thus, a partially depleted field effect transistor is formed with the first semiconductor structure having a greater thickness, and a fully depleted field effect transistor is formed with the second semiconductor structure having a lower thickness. Thus, different types of field effect transistors are integrated on a die for the integrated circuit formed in SOI (semiconductor on insulator) technology.
USPTO Backgrounds
USPTO Backgrounds