The design goal of reducing the size and power consumption of memory devices, including dynamic random access memory (DRAM) devices, is enabled by the emerging technologies that enable feature size reduction. However, as memory designs are scaled down to create higher density memories, issues may arise that interfere with the operation of the devices. Thus, improved methods, apparatus, and systems that allow reliable operation of higher density memories are desirable.
USPTO Backgrounds
USPTO Backgrounds